## Eighth Semester B.E. Degree Examination, Dec 08 / Jan 09 VLSI Circuits and Design

Time: 3 hrs. Max. Marks:100

## Note: Answer any FIVE full questions.

- a. With the help of cross sectional view and typical processing steps, explain the n well CMOS fabrication process.
   (12 Marks)
- Briefly discuss the comparison between the CMOS and Bipolar technologies. (08 Marks)
- a. Discuss the aspects of MOS Transistor threshold voltage with relevant equation. (06 Marks)
- b. An inverter (nMOS) is driven directly by another inverter. Show that  $\frac{Z_{pu}}{Z_{pd}} = \frac{4}{1}$ . (06 Marks)
- c. With a neat diagram, explain the Latch-up in CMOS circuits. (08 Marks)
- With neat diagram, explain the design rules for wires, transistor design rules and contacts.
   (10 Marks)
- b. Draw the stick diagram of inverter with respect to i) nMOS ii) CMOS iii) BiCMOS.
   (10 Marks)
- For the circuit shown in figure 4(a), show that the transit time τ<sub>sd</sub> and the delay time τ are interchangeable. (08 Marks)




Fig.4(a)

- Explain the working of a inverting type nMOS super buffer. (06 Marks)
- In brief, explain the various components which contribute to the overall wiring capacitance. (96 Marks)
- Calculate the effects of scaling on the following parameters.
  - i) Gate delay T<sub>d</sub>. iv) Switching energy per gate E<sub>g</sub>.
  - i) Channel resistance R<sub>CN</sub>. v) Power speed product P<sub>T</sub>.
  - iii Current density J. (10 Marks)
- Compare the propagation delay of metal interconnect and optical interconnect by calculating the numerical value in both interconnects.
- Occain the MOS diagram and slide diagram of a 2 input NOR gate with respect to it nMOS ii) CMOS. (07 Marks)
  - Explain the structural design of parity generator and hence derive one -- bit basic cell.
  - Draw the logic arrangement of 4-line gray code to binary code converter and obtain one possible arrangement for an exclusive OR - gate. (06 Marks)
- Design a 4 bit shifter using i) cross bar switch ii) Barrel type. (10 Marks)
  - Explain the design process of 4 bit adder and obtain the multiplexer based adder logic arrangement. (10 Marks)

## Write short notes on:

- Aiternate forms of pullup c. Scaling models.
- b. MOS design styles d. Switch logic. (20 Marks)